High-speed, low-power optical communications

ABSTRACT

Aspects of a method and system for high-speed, low-power optical communications are provided. In one embodiment, a system for optical communications comprises a digital-to-analog converter (DAC), a driver, and a transmit optical subsystem. The DAC is operable to receive a digital code of a plurality of digital codes and output an analog current signal having an analog current level of a plurality of analog current levels. The driver is operable to condition the analog current signal output from the digital-to-analog converter. The transmit optical subsystem is operable to generate an optical power signal from the conditioned analog current signal. A mapping between the plurality of digital codes and the plurality of analog current levels is dynamically controlled according to one or more characteristics of the optical power signal. The one or more characteristics comprise or a symbol amplitude sensitivity and/or a nonlinearity that may be temperature dependent.

CROSS REFERENCE TO RELATED APPLICATIONS

This application claims priority to U.S. provisional patent application Ser. No. 62/149,099, filed Apr. 17, 2015. The above-referenced United States provisional patent application is hereby incorporated by reference in its entirety.

BACKGROUND

Limitations and disadvantages of conventional and traditional approaches to optical communications will become apparent to one of skill in the art, through comparison of such systems with some aspects of the present invention as set forth in the remainder of the present application with reference to the drawings.

BRIEF SUMMARY OF THE INVENTION

Systems and methods are provided for high-speed, low-power fiber optic communications, substantially as shown in and/or described in connection with at least one of the figures, as set forth more completely in the claims.

These and other advantages, aspects and novel features of the present invention, as well as details of an illustrated embodiment thereof, will be more fully understood from the following description and drawings.

BRIEF DESCRIPTION OF SEVERAL VIEWS OF THE DRAWINGS

FIG. 1A shows a first example closed-loop optical communication system in accordance with aspects of this disclosure.

FIG. 1B shows a second example closed-loop optical communication system in accordance with aspects of this disclosure.

FIG. 2 is a flowchart illustrating operation of a closed-loop optical communication system in accordance with aspects of this disclosure.

FIG. 3A illustrates the nonlinear response of a typical laser diode.

FIG. 3B illustrates how the response of a typical laser diode may vary over temperature.

FIG. 3C illustrates an example circuit for driving a transmit optical subassembly.

FIG. 4 illustrates configuration of a digital to analog converter (DAC) used to drive a TOSA in a closed-loop optical communication system.

FIGS. 5 and 6 illustrate two example implementations of an electrical subsystem in accordance with aspects of this disclosure.

FIG. 7 is a flowchart illustrating an example error detection and correction process in accordance with aspects of this disclosure.

DETAILED DESCRIPTION OF THE INVENTION

FIG. 1A shows a first example closed-loop optical communication system in accordance with aspects of this disclosure. The system 100 comprises transmit and receive electrical subsystems 101 and 134, transmit optical subassemblies (TOSA's) 112 a and 112 b, receive optical subassemblies (ROSA's) 118 a and 118 b, and optical fibers 116 a and 116 b.

Each of the subsystems 101 and 134 comprises a transmit digital signal processing circuit 102, a receive digital signal processing circuit 126, a digital-to-analog converter (DAC) 104, an analog-to-digital converter (ADC) 124, a PLL 108, and a CPU 110 (where the different instances of each component are labeled ‘a’ and ‘b’, respectively). Each TOSA 112 comprises a laser diode driver 106, and a laser diode 114. Each ROSA 112 comprises a photodiode 120, and a transimpedance amplifier 122. The TOSA 112 a, optical fiber 116 a, and ROSA 118 a are collectively referred to as “optical link A” and TOSA 112 b, optical fiber 116 b, and ROSA 118 b are collectively referred to as “optical link B.”

Each of the CPUs 110 a and 110 b may be operable to manage operations of a respective one the electrical subsystems 101 and 134. As discussed in further detail below, such management may comprise, for example, each of the CPUs 110 a and 110 b receiving feedback via a respective one of the optical links and configuring its DSP 102, DSP 126, DAC 104, and ADC 124 based on the received feedback. Each of the CPUs 110 may also generate feedback signals based on output of its respective DSP 126.

Each PLL 108 may be operable to generate one or more timing signals such as sample clocks for the DAC 104 and ADC 124.

Each DSP 102 is operable to receive one or more streams of data and process the data to generate a signal suitable for directly modulating a respective one of the TOSA's 112. Example implementations of the DSP 102 can be seen in FIGS. 5 and 6.

Each DAC 104 is operable to convert the digital signal output by a respective one of DSPs 102 to generate an analog waveform. Example configuration and operation of the DACs 104 is described below with reference to FIGS. 3C and 4.

Each driver 106 is operable to suitably condition the output of DAC 104 a for application to a respective one of laser diodes 114.

Each laser diode 114 is operable to generate a light beam having an intensity proportional to the current output by its respective driver 106. As described below, the input current to output optical power of a typical laser diode may be highly nonlinear and vary greatly over temperature. Methods and systems for dealing with such nonlinearity and temperature dependence are further discussed below.

Each photodiode 120 is operable generate an output current proportional to the intensity of light incident on it.

Each transimpedance amplifier 122 is operable to convert the current output by a respective photodiode 120 to a voltage with a suitable range for input to a respective one of the ADCs 124.

Each ADC 124 is operable to convert the analog voltage present at its input to a corresponding digital value.

Each DSP 126 is operable to perform various operations on the received signal output by its respective ADC 124. Each DSP 126 may be operable to analyze a received signal to determine various characteristics of the optical link over which it was received. Such characteristics may include, for example: a nonlinearity of the optical link (e.g., determine coefficients of a Volterra series that models the link) and a temperature of the laser diode 114 of the optical link. The nonlinearity may be determined by, for example, comparing received signals (e.g., pilots or decoded data) with expected signals. The temperature may be indirectly determined based on known behavior of the optical components over temperature and/or determined directly from a temperature measurement reported by the optical components (e.g., on a control or “out-of-band” channel). Each DSP 126 may output the determined characteristics of its respective optical link to its respective CPU for generation of a feedback signal to communicate the determined characteristics back to the other electrical subsystem.

FIG. 1B shows a second example closed-loop optical communication system in accordance with aspects of this disclosure. The system 150 of FIG. 1B is similar to the system 100 of FIG. 1A except that electrical subsystem 101 is replaced by two discrete electrical subsystems 101 a and 101 b and electrical subsystem 134 is replaced by two discrete electrical subsystems 134 a and 134 b. In order to facilitate the feedback of the characteristics of the optical links, the electrical subsystems 101 a and 101 b comprise interface circuits 106 a and 106 b which are connected to each other via connection 138 and via which feedback about optical link A, received via optical link B, can be communicated to CPU 110 a and used for configuring electrical subsystem 101 a.

Similarly, the electrical subsystems 134 a and 134 b comprise interface circuits 128 a and 128 b which are connected to each other via connection 136 and via which feedback about optical link B, received via optical link A, can be communicated to CPU 110 b and used for configuring electrical subsystem 134 b.

FIG. 2 is a flowchart illustrating operation of a closed-loop optical communication system in accordance with aspects of this disclosure. In block 202, a first electrical transmit subsystem (e.g., 101 a) outputs a signal to a first TOSA (e.g., 112 a). In block 204, the first TOSA converts the electrical signal to an optical signal and outputs it onto an optical fiber. In the process of generating the optical signal, the TOSA introduces non-idealities (nonlinear distortion, memory effects, etc.).

In block 206, a first ROSA (e.g., 118 a) receives the optical signal, converts it to electrical, and outputs the electrical signal to a first electrical receive subsystem (e.g., 134 a). In the process of generating the electrical signal, the TOSA introduces non-idealities (nonlinear distortion, memory effects, etc.). In block 208, the first electrical receive subsystem (e.g.; 134 a) processes the electrical signal to characterize the non-idealities of the optical link that the signal traversed (e.g., optical link A).

In block 210, the first electrical receive subsystem communicates the characterization to a second electrical transmit subsystem (e.g., 134 b). In block 212, the second electrical transmit subsystem generates feedback signal carrying the characterization and outputs it to a second TOSA (e.g., 112 b). In block 214, the second TOSA converts the feedback signal to optical and outputs it onto an optical fiber. In block 216, a second ROSA (e.g., 118 b) receives optical feedback signal, converts it to electrical, and outputs to second electrical receive subsystem (e.g., 110 b). In block 218, the second electrical receive subsystem processes feedback signal to recover the characterization. In block 220, the first electrical receive subsystem configures its components based on the characterization. For example, the first electrical receive subsystem may configure its DAC 104 as described below with reference to FIGS. 3C and 4.

FIG. 3A illustrates the nonlinear response of a typical laser diode. In an example implementation, the diode may be operated such that the average input current is I₀, the minimum input current is I_(MIN) and the maximum input current is I_(MAX). Given the temperature dependence of the optical output power vs input power, as shown in FIG. 3B, I₀, I_(MIN), and I_(MAX) may be configured dynamically based on the temperature of the diode. I_(MIN) may be selected to ensure the diode doesn't turn off under the existing conditions. I₀ and I_(MAX) may be selected to ensure the diode does not get damaged under the existing conditions.

FIG. 3C illustrates an example circuit for driving a transmit optical subassembly. In FIG. 30, I_(MIN) is provided by a current source separate from the DAC 104. This may reduce the power consumption of the DAC and allow the DAC codes to be allocated over a smaller current range, thus providing finer resolution.

FIG. 4 illustrates configuration of a digital to analog converter (DAC) used to drive a TOSA in a closed-loop optical communication system. In FIG. 4, the DAC is configured to take advantage of the nonlinear response of the laser diode. The current provided by the DAC ranges from 0 to I_(MAX)−I_(MIN), where, as noted above, I_(MAX) and I_(MIN) may be dynamically configured based on the temperature of the diode. In the example shown, the DAC codes map nonlinearly to current so as provide as large of an optical maximum amplitude (DMA) as possible. That is, such a nonlinear mapping of current to DAC codes allows the system to: (1) use all the DAC, thus providing fine resolution while (2) maintaining a relatively average current I₀, thus reducing power consumption and still (3) swinging up to I_(MAX) and down to I_(MIN), thus providing large DMA (and thus SNR).

In addition to IMIN, IMAX, and I0 being dynamically controlled based on temperature. The size of the current steps between DAC codes may also be dynamically configurable based on temperature so as to match the response of the laser diode at the current temperature. For example, as shown in FIG. 3B, the response at 25 degrees is much more linear than the response at 75 degrees and the spacing of the current steps may correspondingly be much more linear when the diode is at 25 degrees than when it is operating at 75 degrees.

FIGS. 5 and 6 illustrate two example implementations of an electrical subsystem in accordance with aspects of this disclosure. FIG. 5 shows an optical communication system in accordance with aspects of this disclosure. The system 500 comprises transmit and receive electrical subsystem 501, transmit optical subassembly (TOSA) 112, receive optical subassembly (ROSA) 118, and optical fibers 116 a and 116 b. TOSA 112 comprises a laser diode driver 106, and a laser diode 114. ROSA 112 comprises a photodiode 120, and a transimpedance amplifier 122. TOSA 112 and optical fiber 116 a are elements of “optical link A.” ROSA 118 and optical fiber 116 b elements of “optical link B.”

The subsystem 501 comprises a digital-to-analog converter (DAC) 104, an analog-to-digital converter (ADC) 124, a PLL 108, digital processing circuitry, and line drivers 502 a, 502 d, 526 a, 526 d. As illustrated, a first instance and a fourth instance of a component are labeled ‘a’ and ‘d’, respectively.

Each driver 502 is operable to suitably condition one of four channels for transmit digital processing. Each clock and data recovery (CDR) circuit 504 is operable to output synchronized data to mapping circuit 506. Mapping circuit 506 is operable to map 4 channels to L forward error correction (FEC) encoders 508. The output from the L FEC encoders 508 may be processed by preemphasis circuit 510, in accordance with FIG. 4 as described above, before digital-to-analog conversion. Alternatively or additionally, preemphasis circuit 512 may process the analog output from digital-to-analog converter 104. Preemphasis circuit 512 may add a current offset and/or supplement the nonlinearity compensation of preemphasis circuit 510. The preemphasis circuits 510 and 512 may be dynamically configured via feedback from optical link B.

PLL 108 may be operable to generate one or more timing signals such as sample clocks for the DAC 104 and ADC 124. DAC 104 is operable to convert the digital signal output by preemphasis circuit 512 to generate an analog waveform. Driver 106 is operable to suitably condition the output of preemphasis circuit 512 for application to a laser diode 114. Laser diode 114 is operable to generate a light beam having an intensity proportional to the current output by driver 106.

In receiver section 118, photodiode 120 is operable generate an output current proportional to the intensity of light incident on it. Transimpedance amplifier 122 is operable to convert the current output by photodiode 120 to a voltage with a suitable range for input to a continuous-time linear equalizer (CTLE) 516. ADC 124 is operable to convert the analog voltage present at the output of CTLE 516 to a corresponding digital value. The digital output of ADC 124 is processed by digital equalizer 518 to compensate for channel memory effects. The output from the digital equalizer 518 is decoded by a PAM4 CDR circuit 520. Low-amplitude symbols (e.g., 00 and 01) may be encoded by four-level pulse-amplitude modulation (PAM4) and given strong protection, whereas high-amplitude symbols (e.g., 10 and 11) may be given weak protection. The decoded symbols are then decoded by L FEC decoders 522 to produce L streams. Mapping circuit 524 maps the L streams to 4 channels, which are driven by four driver circuits. The first driver circuit 526 a and the fourth driver circuit 526 d are illustrated in FIG. 5. The FEC may be such that low-amplitude symbols are more strongly protected (e.g., with relatively more redundancy) and high-amplitude signals are less strongly protected (e.g., with relatively less redundancy).

FIG. 6 shows another optical communication system in accordance with aspects of this disclosure. The system 600 comprises transmit and receive electrical subsystem 601, transmit optical subassembly (TOSA) 112, and receive optical subassembly (ROSA) 118. TOSA 112 comprises a laser diode driver 106, and a laser diode 114. ROSA 112 comprises a photodiode 120, and a transimpedance amplifier 122.

The subsystem 601 comprises a digital-to-analog converter (DAC) 104, an analog-to-digital converter (ADC) 124, a PLL 108, digital processing circuitry, and line drivers 502 a, 502 d, 526 a, 526 d. As illustrated, a first instance and a fourth instance of a component are labeled ‘a’ and ‘d’, respectively.

Each driver 502 is operable to suitably condition one of four channels for transmit digital processing. Each clock and data recovery (CDR) circuit 504 is operable to output synchronized data to mapping circuit 506. Mapping circuit 506 is operable to map 4 channels to L forward error correction (FEC) encoders 508. The output from the L FEC encoders 508 may be processed by FFT circuit 602. Code protection (CP) may be added to the N point FFT output before or during serialization by serializer circuit 604.

PLL 108 may be operable to generate one or more timing signals such as sample clocks for the DAC 104 and ADC 124. DAC 104 is operable to convert the digital signal output by serializer circuit 604 to generate an analog waveform. Driver 106 is operable to suitably condition the output of DAC 104 for application to a laser diode 114. Laser diode 114 is operable to generate a light beam having an intensity proportional to the current output by driver 106.

In receiver section 118, photodiode 120 is operable generate an output current proportional to the intensity of light incident on it. Transimpedance amplifier 122 is operable to convert the current output by photodiode 120 to a voltage with a suitable range for input to ADC 124. ADC 124 is operable to convert the analog voltage present at the output of transimpedance amplifier 122 to a corresponding digital value. The digital output of ADC 124 is deserialized by deserializer circuit 606. The output from deserializer circuit 606 is processed by FFT circuit 608. The N-point output from FFT circuit 608 is deserialized from N to L by deserializer circuit 610. Deserializer circuit 610 may also perform equalization. The FFT out is decoded by L FEC decoders 522 to produce L streams. Mapping circuit 524 maps the L streams to 4 channels, which are driven by four driver circuits. The first driver circuit 526 a and the fourth driver circuit 526 d are illustrated in FIG. 6. The FEC may be such that low-amplitude symbols are more strongly protected (e.g., with relatively more redundancy) and high-amplitude signals are less strongly protected (e.g., with relatively less redundancy).

In either of the implementations of FIGS. 5 and 6, the FEC encoder may perform symbol amplitude sensitive encoding to take advantage of the nonlinear DAC mapping discussed above. That is, with such a nonlinear DAC mapping, symbols corresponding to high input current to the laser diode will have larger differences between adjacent symbols, and thus easier for the receiver to distinguish than symbols corresponding to lower diode input currents. Accordingly, the FEC encoding may be such that low-amplitude symbols are more strongly protected (e.g., with relatively more redundancy) and high-amplitude signals are less strongly protected (e.g., with relatively less redundancy). For example, for PAM4, the encoding may be such that low-amplitude symbols 00 and 01 are given strong protection whereas high-amplitude symbols 10 and 11 are given weak protection.

FIG. 7 is a flowchart illustrating an example error detection and correction process in accordance with aspects of this disclosure. This example process is described with reference to the electrical subsystem shown in FIG. 6. In block 702, N symbols (e.g., N symbols from N tones for DMT or from N subcarriers for OFDM) are output by the FFT. In block 704, the N subchannels then mapped (multiplexed or demultiplexed) to L FEC decoders, where N and L are integers which may be different or equal. Each of the FEC decoders may process codewords of length C. The decoders may be filled sequentially such that, for example, if C=N, then a decoder will received a complete codeword with each OFDM symbol. In block 706, as each FEC decoder receives a complete codeword, that FEC decoder transitions to an active state and begins decoding. In block 708, if the FEC decoder detects an error it then proceeds to perform additional decoding to correct the error. If it does not detect an error, it outputs the decoded word and then transitions to low power and waits until it is filled again. In this manner, assuming relatively infrequent errors, then relatively few of the FEC decoders will be performing error correction (which is typically computationally more intensive than error detection) at any given time, and foregoing the error correction when not needed saves significant power.

Other embodiments of the invention may provide a non-transitory computer readable medium and/or storage medium, and/or a non-transitory machine readable medium and/or storage medium, having stored thereon, a machine code and/or a computer program having at least one code section executable by a machine and/or a computer, thereby causing the machine and/or computer to perform the processes as described herein.

The present invention may be realized in hardware, software, or a combination of hardware and software. The present invention may be realized in a centralized fashion in at least one computing system, or in a distributed fashion where different elements are spread across several interconnected computing systems. Any kind of computing system or other apparatus adapted for carrying out the methods described herein is suited. A typical combination of hardware and software may be a general-purpose computing system with a program or other code that, when being loaded and executed, controls the computing system such that it carries out the methods described herein. Another typical implementation may comprise an application specific integrated circuit or chip.

While the present invention has been described with reference to certain embodiments, it will be understood by those skilled in the art that various changes may be made and equivalents may be substituted without departing from the scope of the present invention. In addition, many modifications may be made to adapt a particular situation or material to the teachings of the present invention without departing from its scope. Therefore, it is intended that the present invention not be limited to the particular embodiment disclosed, but that the present invention will include all embodiments falling within the scope of the appended claims.

As utilized herein the terms “circuits” and “circuitry” refer to physical electronic components (i.e. hardware) and any software and/or firmware (“code”) which may configure the hardware, be executed by the hardware, and or otherwise be associated with the hardware. As used herein, for example, a particular processor and memory may comprise a first “circuit” when executing a first one or more lines of code and may comprise a second “circuit” when executing a second one or more lines of code. As utilized herein, “and/or” means any one or more of the items in the list joined by “and/or”. As an example, “x and/or y” means any element of the three-element set {(x), (y), (x, y)}. In other words, “x and/or y” means “one or both of x and y”. As another example, “x, y, and/or z” means any element of the seven-element set {(x), (y), (z), (x, y), (x, z), (y, z), (x, y, z)}. In other words, “x, y and/or z” means “one or more of x, y and z”. As utilized herein, the term “exemplary” means serving as a non-limiting example, instance, or illustration. As utilized herein, the terms “e.g.,” and “for example” set off lists of one or more non-limiting examples, instances, or illustrations. As utilized herein, circuitry is “operable” to perform a function whenever the circuitry comprises the necessary hardware and code (if any is necessary) to perform the function, regardless of whether performance of the function is disabled or not enabled (e.g., by a user-configurable setting, factory trim, etc.). 

What is claimed is: 1-20. (canceled)
 21. A system, comprising: a hardware encoder operable to encode a series of digital codes to generate a series of encoded digital codes, wherein each encoded digital code of the series of encoded digital codes is one of a plurality of encoded digital codes; a digital-to-analog converter (DAC) operable to output an analog signal at an analog level of a plurality of analog levels, wherein the analog level of the plurality of analog levels corresponds to an encoded digital code in the plurality of encoded digital codes; and a hardware mapper operable to dynamically control the correspondence between the plurality of analog levels and the plurality of encoded digital codes according to a detection of errors in the analog signal.
 22. The system of claim 21, wherein the system comprises a driver operable to condition an analog current signal output from the DAC.
 23. The system of claim 22, wherein the system is an optical communication system.
 24. The system of claim 23, wherein the system comprises: a transmit optical subsystem operable to generate an optical power signal from the analog current signal.
 25. The system of claim 24, wherein a temperature-dependent, nonlinear relationship exist between the analog current signal and the optical power signal.
 26. The system of claim 25, wherein the nonlinear relationship is based on a predetermined behavior of the transmit optical subsystem.
 27. The system of claim 25, wherein a temperature is determined according to a plurality of Volterra series coefficients and a comparison between the optical power signal and an expected signal.
 28. The system of claim 21, wherein the system comprises a driver that is operable to increase the level of an analog current signal based on a temperature.
 29. The system of claim 21, wherein the mapping between the plurality of encoded digital codes and the plurality of analog levels is adapted according to a temperature.
 30. The system of claim 21, wherein an encoded series of identical digital codes comprises an encoded digital code that is mapped to a low analog level of the plurality of analog levels.
 31. A method, comprising: encoding a series of digital codes to generate a series of encoded digital codes, wherein each encoded digital code of the series of encoded digital codes is one of a plurality of encoded digital codes; mapping the plurality of encoded digital codes to a plurality of analog levels; using a digital-to-analog converter (DAC) to convert an encoded digital code of the plurality of encoded digital codes to an analog signal having an analog level of the plurality of analog current levels; and dynamically controlling the mapping according to a detection of errors in the analog signal.
 32. The method of claim 31, wherein the method comprises outputting the analog signal as an analog current signal.
 33. The method of claim 32, wherein the method comprises generating an optical communication signal from the analog current signal.
 34. The method of claim 33, wherein the method comprises using a transmit optical subsystem to generate an optical power signal from the analog current signal.
 35. The method of claim 34, wherein a temperature-dependent, nonlinear relationship exist between the analog current signal and the optical power signal.
 36. The method of claim 35, wherein the nonlinear relationship is based on a predetermined behavior of the transmit optical subsystem.
 37. The method of claim 35, wherein the method comprises: comparing the optical power signal to an expected signal; and determining a temperature according to a plurality of Volterra series coefficients and the comparison between the optical power signal and the expected signal.
 38. The method of claim 31, wherein the method comprises increasing the level of the analog signal based on a temperature.
 39. The method of claim 31, wherein the mapping between the plurality of encoded digital codes and the plurality of analog levels is adapted according to a temperature.
 40. The method of claim 31, wherein the method comprises mapping an encoded digital code of an encoded series of identical digital codes to a low analog level of the plurality of analog levels. 